PROJECT = de1_murax_franz

# Here the VHDL files for synthesis are defined. 
include ../../sim/$(PROJECT)/makefile.sources

SOURCE_FILES = $(SYN_SOURCE_FILES)

include ../makefile