PROJECT = top_count

# Take the vhdl files of the project
# from the simulation setup. This defines SYN_SOURCE_FILES
include ../../sim/$(PROJECT)/makefile.sources
# List all files for the project
SOURCE_FILES = $(SYN_SOURCE_FILES)

include ../makefile