From de2f6cd37b8906f63bc5e007339aa40fc409ba2f Mon Sep 17 00:00:00 2001
From: Johann Faerber <johann.faerber@hs-augsburg.de>
Date: Sun, 13 Mar 2022 15:36:10 +0100
Subject: added sim/binto7segment

---
 sim/binto7segment/makefile | 31 +++++++++++++++++++++++++++++++
 1 file changed, 31 insertions(+)
 create mode 100644 sim/binto7segment/makefile

(limited to 'sim/binto7segment/makefile')

diff --git a/sim/binto7segment/makefile b/sim/binto7segment/makefile
new file mode 100644
index 0000000..2e21fe2
--- /dev/null
+++ b/sim/binto7segment/makefile
@@ -0,0 +1,31 @@
+## ----------------------------------------------------------------------------
+## Script     : makefile
+## ----------------------------------------------------------------------------
+## Author     : Johann Faerber, Friedrich Beckmann
+## Company    : University of Applied Sciences Augsburg
+## ----------------------------------------------------------------------------
+## Description: This makefile allows automating design flow with ModelSim,
+##              it is based on a design directory structure described in 
+##              ../makefile
+## ----------------------------------------------------------------------------
+
+###################################################################
+# Project Configuration: 
+#
+# assign variable PROJECT with the top level project name
+#
+# Prerequisite: 
+#   - mandatory design directory structure (see end of file)
+#   - assumes file name of testbench t_$(PROJECT).vhd
+###################################################################
+
+PROJECT = binto7segment
+
+include ./makefile.sources
+
+# Add here the testbench file
+SOURCE_FILES = $(SYN_SOURCE_FILES) \
+../../src/t_$(PROJECT).vhd
+
+include ../makefile
+
-- 
cgit v1.2.3