diff options
| author | Friedrich Beckmann <friedrich.beckmann@hs-augsburg.de> | 2022-07-25 17:55:39 +0200 |
|---|---|---|
| committer | Friedrich Beckmann <friedrich.beckmann@hs-augsburg.de> | 2022-07-25 17:55:39 +0200 |
| commit | 3fff6023602822531efdae30bc8ebf862967f1ef (patch) | |
| tree | 16028102b8d850f8ab3115d28a8539ca6bc5f51d /VexRiscv/src/test/cpp/regression/atomic.gtkw | |
Initial Commit
Diffstat (limited to 'VexRiscv/src/test/cpp/regression/atomic.gtkw')
| -rw-r--r-- | VexRiscv/src/test/cpp/regression/atomic.gtkw | 52 |
1 files changed, 52 insertions, 0 deletions
diff --git a/VexRiscv/src/test/cpp/regression/atomic.gtkw b/VexRiscv/src/test/cpp/regression/atomic.gtkw new file mode 100644 index 0000000..26e6575 --- /dev/null +++ b/VexRiscv/src/test/cpp/regression/atomic.gtkw @@ -0,0 +1,52 @@ +[*] +[*] GTKWave Analyzer v3.3.58 (w)1999-2014 BSI +[*] Thu Jan 4 16:18:18 2018 +[*] +[dumpfile] "/home/spinalvm/hdl/VexRiscv/src/test/cpp/regression/atomic.vcd" +[dumpfile_mtime] "Thu Jan 4 16:18:11 2018" +[dumpfile_size] 19545269 +[savefile] "/home/spinalvm/hdl/VexRiscv/src/test/cpp/regression/atomic.gtkw" +[timestart] 1478 +[size] 1784 950 +[pos] -1 -1 +*-7.000000 1726 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 +[treeopen] TOP. +[treeopen] TOP.VexRiscv. +[sst_width] 289 +[signals_width] 559 +[sst_expanded] 1 +[sst_vpaned_height] 191 +@22 +TOP.VexRiscv.writeBack_RegFilePlugin_regFileWrite_payload_address[4:0] +TOP.VexRiscv.writeBack_RegFilePlugin_regFileWrite_payload_data[31:0] +@28 +TOP.VexRiscv.writeBack_RegFilePlugin_regFileWrite_valid +TOP.VexRiscv.dataCache_1.stageB_atomic_entriesHit +@22 +TOP.VexRiscv.dataCache_1.stageB_atomic_entries_0_address[31:0] +@28 +TOP.VexRiscv.dataCache_1.stageB_atomic_entries_0_size[1:0] +TOP.VexRiscv.dataCache_1.stageB_atomic_entries_0_valid +@22 +TOP.VexRiscv.dataCache_1.stageB_atomic_entries_1_address[31:0] +@28 +TOP.VexRiscv.dataCache_1.stageB_atomic_entries_1_size[1:0] +TOP.VexRiscv.dataCache_1.stageB_atomic_entries_1_valid +@29 +[color] 1 +TOP.VexRiscv.writeBack_arbitration_isFiring +[color] 1 +TOP.VexRiscv.writeBack_arbitration_isValid +@23 +[color] 1 +TOP.VexRiscv.writeBack_PC[31:0] +@28 +TOP.VexRiscv.CsrPlugin_mstatus_MIE +TOP.VexRiscv.CsrPlugin_mstatus_MPIE +TOP.VexRiscv.CsrPlugin_mstatus_MPP[1:0] +@24 +TOP.VexRiscv.RegFilePlugin_regFile(28)[31:0] +@22 +TOP.VexRiscv.CsrPlugin_mepc[31:0] +[pattern_trace] 1 +[pattern_trace] 0 |