src/cntm13.vhd


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cntm13 is
  port (
    clk   : in std_ulogic;
    rst_n : in std_ulogic;
    up_i  : in std_ulogic;
    en_i  : in std_ulogic;
    cnt_o : out std_ulogic_vector(3 downto 0));
end entity;

architecture rtl of cntm13 is
begin

end architecture rtl;