blob: af0da77f37aa227c03fadf41573a5b88358d82f3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity top_hex is
port ( SW : in std_ulogic_vector(9 downto 0);
HEX0 : out std_ulogic_vector(6 downto 0);
HEX1 : out std_ulogic_vector(6 downto 0);
HEX2 : out std_ulogic_vector(6 downto 0);
HEX3 : out std_ulogic_vector(6 downto 0);
LEDR : out std_ulogic_vector(9 downto 0));
end entity;
architecture rtl of top_hex is
signal sa : signed(4 downto 0);
signal sb : signed(4 downto 0);
signal sum : signed(4 downto 0);
begin
LEDR <= SW;
sa <= signed(SW(4 downto 0));
sb <= signed(SW(9 downto 5));
sum <= sa + sb;
bin2seg_i1: entity work.bin2seg
port map(
bin_i => "000" & std_ulogic(sum(4)),
seg_o => HEX1
);
bin2seg_i0: entity work.bin2seg
port map(
bin_i => std_ulogic_vector(sum(3 downto 0)),
seg_o => HEX0
);
HEX2 <= "1111111" when sa > -1 else "0000000";
HEX3 <= "1111111";
end architecture rtl;
|
