blob: 4cc6c0184440331a53489bc00d82c541cc131bd8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
library ieee;
use ieee.std_logic_1164.all;
entity top_uart is
port ( SW : in std_ulogic_vector(9 downto 0);
KEY : in std_ulogic_vector(3 downto 0);
CLOCK_50 : in std_ulogic;
UART_RXD : in std_ulogic;
UART_TXD : out std_ulogic;
EXP : out std_ulogic_vector(7 downto 0);
LEDG : out std_ulogic_vector(3 downto 0);
LEDR : out std_ulogic_vector(9 downto 0));
end entity;
architecture rtl of top_uart is
signal clk : std_ulogic;
signal rst_n : std_ulogic;
signal en, txd : std_ulogic;
begin
-- Assign the inputs to signals with reasonable names
clk <= CLOCK_50;
rst_n <= KEY(0);
txd <= '0';
en <= '0';
-- Set the outputs;
EXP(7 downto 4) <= "0000";
EXP(3 downto 0) <= (3 => txd,
2 => en,
1 => rst_n,
0 => clk);
UART_TXD <= txd;
LEDR <= SW;
LEDG <= KEY;
end architecture rtl;
|
