src/uart_rx_baudcnt.vhd


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity uart_rx_baudcnt is
  port (
    clk     : in std_ulogic;
    rst_n   : in std_ulogic;
    sres_i  : in std_ulogic;
    en_h_o  : out std_ulogic;
    en_f_o  : out std_ulogic);
end entity;

architecture rtl of uart_rx_baudcnt is
begin

end architecture rtl;