Add KiCad 9 schematic, project libraries and datasheetsHEADmaster

Schematic (kicad/), one sheet per function as on ULX3S:
  - power: TLV62569 bucks for +1V1 / +3V3, AP2112K LDO for +2V5
  - usb: USB-C with PTC and TVS, CH347F for JTAG and UART
  - fpga_power, fpga_config, fpga_banks_01/23/67: ECP5 LFE5U-25F caBGA256
    (pin compatible with the 45F), quad SPI flash, 50 MHz CLOCK_50,
    ball assignment as in PINPLAN.md
  - ethernet: RTL8211F gigabit PHY, HR911130A RJ45, shield via 1M || 1nF 2kV
  - sdram: 32 MB W9825G6KH-6
  - hdmi: TMDS from the FPGA (LVCMOS33D), AC coupled, ESD protected
  - user_io: SW, KEY (debounced), LEDR, LEDG, HEX0-HEX3 with DE1 names
  - gpio: two DE1 compatible 2x20 headers (THDB-ADA on GPIO_0),
    Pmod A/B, ESD arrays
  - testpoints: bring-up pads, M3 mounting holes

All parts have LCSC numbers, MPN and manufacturer for JLCPCB assembly;
footprints are cross-checked against the EasyEDA data.

Libraries: ECP5 symbols generated from the Lattice pinout CSVs (kipart),
CH347F, RTL8211F, SM410561N symbols, HR911130A symbol and footprint from
KiCad library merge requests, generator scripts in lib/tools/.

Datasheets of all parts except resistors and capacitors in datasheets/
(manufacturer copyright, not covered by the project licenses).

1 files changed, 577 insertions, 0 deletions

diff --git a/kicad/eboard.kicad_sch b/kicad/eboard.kicad_sch
new file mode 100644
index 0000000..643d0c6
--- /dev/null
+++ b/kicad/eboard.kicad_sch
@@ -0,0 +1,577 @@
+(kicad_sch
+	(version 20250114)
+	(generator "eeschema")
+	(generator_version "9.0")
+	(uuid "7f75c49a-47aa-5b8b-918c-039c2c9bf06d")
+	(paper "A4")
+	(title_block
+		(title "eboard")
+		(date "2026-11-08")
+		(rev "0.1")
+		(comment 1 "CERN-OHL-S-2.0")
+	)
+	(lib_symbols
+	)
+	(text "eboard - ECP5 SoC board with GbE Ethernet"
+		(exclude_from_sim no)
+		(at 25.4 20.32 0)
+		(effects
+			(font
+				(size 2.54 2.54)
+				(bold yes)
+			)
+			(justify left top)
+		)
+		(uuid "3aa2adc2-4887-517f-b9dc-edca8ef74b44")
+	)
+	(text "Supply rails are global power symbols (+5V, +3V3, +2V5, +1V1, GND).\nSignals between sheets are global labels, as on ULX3S."
+		(exclude_from_sim no)
+		(at 25.4 30.48 0)
+		(effects
+			(font
+				(size 1.27 1.27)
+			)
+			(justify left top)
+		)
+		(uuid "63ca361f-9d45-5e3f-81e3-6c1ec49a2e00")
+	)
+	(sheet
+		(at 50.8 50.8)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "feacd437-5a41-532e-b95f-5e77b1b2dc10")
+		(property "Sheetname" "Power"
+			(at 50.8 50.0884 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "power.kicad_sch"
+			(at 50.8 71.7046 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "2")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 101.6 50.8)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "758d99eb-cd1e-58ec-83c7-9d724543d666")
+		(property "Sheetname" "USB"
+			(at 101.6 50.0884 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "usb.kicad_sch"
+			(at 101.6 71.7046 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "3")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 152.4 50.8)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "8afa21f0-039b-58f4-91b1-235eeaf20455")
+		(property "Sheetname" "FPGA power"
+			(at 152.4 50.0884 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "fpga_power.kicad_sch"
+			(at 152.4 71.7046 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "4")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 203.2 50.8)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "5f899f10-51f5-537c-b376-4439b099b066")
+		(property "Sheetname" "FPGA config"
+			(at 203.2 50.0884 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "fpga_config.kicad_sch"
+			(at 203.2 71.7046 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "5")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 50.8 88.9)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "d2db0303-8307-5ff1-a177-f397fed4cfb9")
+		(property "Sheetname" "Ethernet"
+			(at 50.8 88.1884 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "ethernet.kicad_sch"
+			(at 50.8 109.805 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "6")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 101.6 88.9)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "d368b302-2a97-5280-a21d-7ae9380d91e8")
+		(property "Sheetname" "SDRAM"
+			(at 101.6 88.1884 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "sdram.kicad_sch"
+			(at 101.6 109.805 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "7")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 152.4 88.9)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "3913285c-a3a6-58a1-af9e-bf8d1106649f")
+		(property "Sheetname" "HDMI"
+			(at 152.4 88.1884 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "hdmi.kicad_sch"
+			(at 152.4 109.805 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "8")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 203.2 88.9)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "35c89a2a-0b08-5685-86ef-f3244cabb9ea")
+		(property "Sheetname" "User IO"
+			(at 203.2 88.1884 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "user_io.kicad_sch"
+			(at 203.2 109.805 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "9")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 50.8 127)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "06ae1868-c5e1-548b-96de-ec0301fbb601")
+		(property "Sheetname" "GPIO"
+			(at 50.8 126.288 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "gpio.kicad_sch"
+			(at 50.8 147.905 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "10")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 101.6 127)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "731db9a8-9592-55c6-8e71-417c43ef2e7f")
+		(property "Sheetname" "FPGA banks 0 1"
+			(at 101.6 126.288 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "fpga_banks_01.kicad_sch"
+			(at 101.6 147.905 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "11")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 152.4 127)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "ab40904f-7521-520e-8d04-b42a02149b40")
+		(property "Sheetname" "FPGA banks 2 3"
+			(at 152.4 126.288 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "fpga_banks_23.kicad_sch"
+			(at 152.4 147.905 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "12")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 203.2 127)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "730c75ee-e1ae-5f3b-b12d-588ee7d122fc")
+		(property "Sheetname" "FPGA banks 6 7"
+			(at 203.2 126.288 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "fpga_banks_67.kicad_sch"
+			(at 203.2 147.905 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "13")
+				)
+			)
+		)
+	)
+	(sheet
+		(at 101.6 165.1)
+		(size 38.1 20.32)
+		(exclude_from_sim no)
+		(in_bom yes)
+		(on_board yes)
+		(dnp no)
+		(stroke
+			(width 0.1524)
+			(type solid)
+		)
+		(fill
+			(color 0 0 0 0.0000)
+		)
+		(uuid "a7f18acf-d22d-5c28-83f1-de9df0524eea")
+		(property "Sheetname" "Test points"
+			(at 101.6 164.388 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left bottom)
+			)
+		)
+		(property "Sheetfile" "testpoints.kicad_sch"
+			(at 101.6 186.005 0)
+			(effects
+				(font
+					(size 1.27 1.27)
+				)
+				(justify left top)
+			)
+		)
+		(instances
+			(project "eboard"
+				(path "/7f75c49a-47aa-5b8b-918c-039c2c9bf06d"
+					(page "14")
+				)
+			)
+		)
+	)
+	(sheet_instances
+		(path "/"
+			(page "1")
+		)
+	)
+	(embedded_fonts no)
+)