aboutsummaryrefslogtreecommitdiff
path: root/sim/fir/makefile
diff options
context:
space:
mode:
authorMatthias Kamuf <matthias.kamuf@hs-augsburg.de>2022-05-04 14:56:11 +0200
committerMatthias Kamuf <matthias.kamuf@hs-augsburg.de>2022-05-04 14:56:11 +0200
commit1d5a8634e3a54bbcd2e6ac3074e6c38f085feef0 (patch)
tree0e8ccbdac9b3f9486b50d4a97ac8147c19156015 /sim/fir/makefile
parentf37b864e1b943984739931b0950c45c6f705c679 (diff)
Added source files for simple FIR filter
Diffstat (limited to 'sim/fir/makefile')
-rwxr-xr-xsim/fir/makefile67
1 files changed, 67 insertions, 0 deletions
diff --git a/sim/fir/makefile b/sim/fir/makefile
new file mode 100755
index 0000000..bcf8ac0
--- /dev/null
+++ b/sim/fir/makefile
@@ -0,0 +1,67 @@
+## ----------------------------------------------------------------------------
+## Script : makefile
+## ----------------------------------------------------------------------------
+## Author : Johann Faerber, Friedrich Beckmann
+## Company : University of Applied Sciences Augsburg
+## ----------------------------------------------------------------------------
+## Description: This makefile allows automating design flow with ModelSim,
+## it is based on a design directory structure described in
+## ../makefile
+## ----------------------------------------------------------------------------
+
+###################################################################
+# Project Configuration:
+#
+# assign variable PROJECT with the top level project name
+#
+# Prerequisite:
+# - mandatory design directory structure (see end of file)
+# - assumes file name of testbench t_$(PROJECT).vhd
+###################################################################
+
+PROJECT = fir
+
+include ./makefile.sources
+
+# Add here the testbench file
+SOURCE_FILES = $(SYN_SOURCE_FILES) \
+../../src/t_$(PROJECT)_fileio.vhd
+
+include ../makefile
+
+## ----------------------------------------------------------------------------
+## Description:
+## ------------
+## assumes the following design directory structure as prerequisite
+##
+## DigitaltechnikPraktikum
+## |
+## +---src
+## | and2gate_equation.vhd
+## | invgate_equation.vhd
+## | mux2to1_structure.vhd
+## | or2gate_equation.vhd
+## | t_mux2to1.vhd
+## | de1_mux2to1_structure.vhd
+## |
+## +---sim
+## | | makefile
+## | |
+## | \---mux2to1
+## | makefile
+## | makefile.sources
+## |
+## +---pnr
+## | | makefile
+## | |
+## | \---de1_mux2to1
+## | de1_mux2to1_pins.tcl
+## | makefile
+## |
+## \---scripts
+## de1_pin_assignments_minimumio.csv
+## de1_pin_assignments_minimumio.tcl
+## modelsim.ini
+## quartus_project_settings.tcl
+## ----------------------------------------------------------------------------
+