blob: f797190481460704f72187b3dec5d6a5a09e23ee (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
## ----------------------------------------------------------------------------
## Script : makefile.sources
## ----------------------------------------------------------------------------
## Author : Johann Faerber
## Company : University of Applied Sciences Augsburg
## ----------------------------------------------------------------------------
## Description: provide all the VHDL source files in the variable SYN_SOURCE_FILES
## Attention !!!
## -------------
## Do not forget a new line after the final source file !
## ----------------------------------------------------------------------------
SYN_SOURCE_FILES = \
../../src/and2gate_equation.vhd \
../../src/or2gate_equation.vhd \
../../src/invgate_equation.vhd \
../../src/mux2to1_structure.vhd \
# do not delete this line
# -----------------------------------------------------------------------------
|
