blob: 0fddb6a2533a68c8408e689f2b8d2e916a780e8b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
|
-------------------------------------------------------------------------------
-- Module : mux2to1
-------------------------------------------------------------------------------
-- Author : Johann Faerber
-- Company : University of Applied Sciences Augsburg
-------------------------------------------------------------------------------
-- Description: 2-to-1 multiplexer
-- function modelled by boolean equation
-- sel = '1': a -> y
-- sel = '0': b -> y
-------------------------------------------------------------------------------
-- Revisions : see end of file
-------------------------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
ENTITY mux2to1 IS
PORT (a_i : IN std_ulogic; -- data input a
b_i : IN std_ulogic; -- data input b
sel_i : IN std_ulogic; -- select which input is connected to y
-- sel = '1': a -> y
-- sel = '0': b -> y
y_o : OUT std_ulogic -- data output y
);
END mux2to1;
ARCHITECTURE equation OF mux2to1 IS
BEGIN
y_o <= (sel_i AND a_i) OR (NOT sel_i AND b_i);
END equation;
-------------------------------------------------------------------------------
-- Revisions:
-- ----------
-- $Id:$
-------------------------------------------------------------------------------
|
