blob: 81f493b98cd92a8015d98267feebcd9d66a75cd3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
#### eboard - a SoC board with GbE Ethernet for VexiiRiscV ####
This repository contains the KiCad design files für a Lattice
FPGA board with GbE Ethernet interface for an SoC course. The
board has the following features
- Lattice ECP5 FPGA
- WCH CH347 based JTAG/UART programmer
- USB-C connector for programming and serial interface
- 32 MB SDRAM
- 10 Switches, 4 Push-Buttons
- 16 LEDs (10 red, 6 green)
- 4 HEX Displays
- HDMI Output
- Expansion Port
- 2 x Pmod ports
- Powered over USB
- Robust mechanical setup
### Motivation / Use Cases / Requirements ###
The board is the result of running digital design courses for many
years. I like the Terasic DE1 board very much. We have about 80 boards
in the library available for students to use them directly. The board
must allow very simple fpga experiments with switches and leds.
The DE1 board unfortunately does not have an ethernet interface. So it is
difficult to show high speed data processing. For SoC this becomes
a real pain. So this board has ethernet.
The DE1 board has a simple VGA with resistor based DAC. That was nice but
it is difficult to have VGA monitors. So I switched to HDMI.
The board should not cost more than 100 Euro.
The board should be manufacturable at JLCPCB including assembly.
The board must have expansion port possibilites at least for low
speed extensions. With the ECP5 a 40GbE port is not possible as
the fpga does not have serdes at 10 Gigabit.
### License ###
The hardware design files are licensed under CERN-OHL-S-2.0. The
software under GPL-3.0-or-later. All documents are licensed under
CC-BY-SA-4.0.
|
