aboutsummaryrefslogtreecommitdiff
path: root/sim/binto7segment/makefile
diff options
context:
space:
mode:
authorJohann Faerber <johann.faerber@hs-augsburg.de>2022-03-13 15:36:10 +0100
committerJohann Faerber <johann.faerber@hs-augsburg.de>2022-03-13 15:36:10 +0100
commitde2f6cd37b8906f63bc5e007339aa40fc409ba2f (patch)
treefe0e2b03cf9796d98d3e808545de72844ce1266e /sim/binto7segment/makefile
parentf48e8a6dce1613cba40e3e94d02b00875e8297d2 (diff)
added sim/binto7segment
Diffstat (limited to 'sim/binto7segment/makefile')
-rw-r--r--sim/binto7segment/makefile31
1 files changed, 31 insertions, 0 deletions
diff --git a/sim/binto7segment/makefile b/sim/binto7segment/makefile
new file mode 100644
index 0000000..2e21fe2
--- /dev/null
+++ b/sim/binto7segment/makefile
@@ -0,0 +1,31 @@
+## ----------------------------------------------------------------------------
+## Script : makefile
+## ----------------------------------------------------------------------------
+## Author : Johann Faerber, Friedrich Beckmann
+## Company : University of Applied Sciences Augsburg
+## ----------------------------------------------------------------------------
+## Description: This makefile allows automating design flow with ModelSim,
+## it is based on a design directory structure described in
+## ../makefile
+## ----------------------------------------------------------------------------
+
+###################################################################
+# Project Configuration:
+#
+# assign variable PROJECT with the top level project name
+#
+# Prerequisite:
+# - mandatory design directory structure (see end of file)
+# - assumes file name of testbench t_$(PROJECT).vhd
+###################################################################
+
+PROJECT = binto7segment
+
+include ./makefile.sources
+
+# Add here the testbench file
+SOURCE_FILES = $(SYN_SOURCE_FILES) \
+../../src/t_$(PROJECT).vhd
+
+include ../makefile
+