aboutsummaryrefslogtreecommitdiff
path: root/src/de1_binto7segment_structure.vhd
diff options
context:
space:
mode:
authorJohann Faerber <johann.faerber@hs-augsburg.de>2022-03-09 09:48:43 +0100
committerJohann Faerber <johann.faerber@hs-augsburg.de>2022-03-09 09:48:43 +0100
commita04bbf15b0f51696894e37f3e566998108aefd74 (patch)
tree35a36178bfb2fa257b0afcddaec29868f6e4fc77 /src/de1_binto7segment_structure.vhd
parentfd7c3d6c1352353f3ee2da9267308a51fd67315d (diff)
added basic design directory structure
Diffstat (limited to 'src/de1_binto7segment_structure.vhd')
-rw-r--r--src/de1_binto7segment_structure.vhd48
1 files changed, 48 insertions, 0 deletions
diff --git a/src/de1_binto7segment_structure.vhd b/src/de1_binto7segment_structure.vhd
new file mode 100644
index 0000000..b4fbd79
--- /dev/null
+++ b/src/de1_binto7segment_structure.vhd
@@ -0,0 +1,48 @@
+-------------------------------------------------------------------------------
+-- Module : de1_binto7segment
+-------------------------------------------------------------------------------
+-- Author : Johann Faerber
+-- Company : University of Applied Sciences Augsburg
+-------------------------------------------------------------------------------
+-- Description: test the module binto7segment on a DE1 prototype board
+-- connecting device under test (DUT) binto7segment
+-- to input/output signals of the DE1 prototype board
+-------------------------------------------------------------------------------
+-- Revisions : see end of file
+-------------------------------------------------------------------------------
+LIBRARY IEEE;
+USE IEEE.std_logic_1164.ALL;
+
+ENTITY de1_binto7segment IS
+ PORT (
+ SW : IN std_ulogic_vector(3 DOWNTO 0); -- Toggle Switch[3:0]
+ LEDR : OUT std_ulogic_vector(3 DOWNTO 0); -- LED Red[3:0]
+ HEX0 : OUT std_ulogic_vector(6 DOWNTO 0) -- Seven Segment Digit 0
+ );
+END de1_binto7segment;
+
+ARCHITECTURE structure OF de1_binto7segment IS
+
+ COMPONENT binto7segment
+ PORT (
+ bin_i : IN std_ulogic_vector(3 DOWNTO 0);
+ segments_o : OUT std_ulogic_vector(6 DOWNTO 0));
+ END COMPONENT;
+
+BEGIN
+
+ -- connecting device under test with peripheral elements
+ DUT : binto7segment
+ PORT MAP (
+ bin_i => SW,
+ segments_o => HEX0);
+
+ -- connect switches to red LEDs
+ LEDR <= SW;
+
+END structure;
+-------------------------------------------------------------------------------
+-- Revisions:
+-- ----------
+-- $Id:$
+-------------------------------------------------------------------------------