aboutsummaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
masteradd de1_dacFriedrich Beckmann2 weeks
 
 
AgeCommit messageAuthor
2025-03-18add de1_dacHEADmasterFriedrich Beckmann
2025-03-18add de1_ledswFriedrich Beckmann
2023-04-17added de1_adcFriedrich Beckmann
2023-03-29matlab: add dds phase modelFriedrich Beckmann
2023-03-23makefile.ghdl - now shows errors on command lineJohann Faerber
2023-03-15added de1_sine sinewave generator for ADC/DAC boardFriedrich Beckmann
2023-03-12renamed makefile to makefile.modelsim, added makefile.ghdl and symbolic linkJohann Faerber
2022-06-15Created stub for DDS test with ADDA-board using Simulink flowMatthias Kamuf
2022-05-16add / update de1_sta codeFriedrich Beckmann
2022-05-16Added FIR design files for DE1 top levelMatthias Kamuf
[...]